IRIS
PETRA, NICOLA
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
EU - Europa 1.855
NA - Nord America 1.701
AS - Asia 1.044
SA - Sud America 124
AF - Africa 6
Continente sconosciuto - Info sul continente non disponibili 3
OC - Oceania 2
Totale 4.735
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 1.669
RU - Federazione Russa 742
IT - Italia 625
SG - Singapore 548
CN - Cina 222
HK - Hong Kong 160
DE - Germania 118
BR - Brasile 112
FI - Finlandia 86
UA - Ucraina 76
IE - Irlanda 57
GB - Regno Unito 32
SE - Svezia 30
CA - Canada 28
IN - India 27
KR - Corea 26
FR - Francia 24
AT - Austria 21
TR - Turchia 19
NL - Olanda 13
BD - Bangladesh 7
PL - Polonia 6
VN - Vietnam 6
AR - Argentina 5
CH - Svizzera 5
CZ - Repubblica Ceca 5
TW - Taiwan 5
ES - Italia 4
IR - Iran 4
CO - Colombia 3
DK - Danimarca 3
EU - Europa 3
IQ - Iraq 3
JP - Giappone 3
AU - Australia 2
LT - Lituania 2
NP - Nepal 2
OM - Oman 2
PK - Pakistan 2
RO - Romania 2
UY - Uruguay 2
ZA - Sudafrica 2
AL - Albania 1
BB - Barbados 1
BE - Belgio 1
BG - Bulgaria 1
CI - Costa d'Avorio 1
ID - Indonesia 1
IL - Israele 1
JO - Giordania 1
KE - Kenya 1
KG - Kirghizistan 1
LY - Libia 1
MO - Macao, regione amministrativa speciale della Cina 1
MX - Messico 1
NG - Nigeria 1
NI - Nicaragua 1
PA - Panama 1
PH - Filippine 1
PY - Paraguay 1
RS - Serbia 1
SA - Arabia Saudita 1
UZ - Uzbekistan 1
VE - Venezuela 1
Totale 4.735
Salva come PNG Salva come JPEG
Città #
Singapore 344
Chandler 289
Moscow 190
Santa Clara 185
Hong Kong 156
Naples 139
Napoli 95
Jacksonville 84
Ashburn 74
Millbury 67
Hefei 63
Princeton 61
Nanjing 53
Boston 43
Fairfield 42
Milan 38
Wilmington 36
Beijing 34
Boardman 29
Helsinki 28
Des Moines 27
Munich 26
Seoul 25
Woodbridge 24
Ottawa 22
Nuremberg 17
Kronberg 16
Ann Arbor 14
Frankfurt am Main 14
The Dalles 13
Castellammare Di Stabia 12
São Paulo 12
Amsterdam 11
Falkenstein 11
Seattle 11
Lawrence 10
Rome 10
Florence 9
Hebei 9
Nanchang 9
New York 9
Shenyang 9
Duncan 8
Istanbul 8
Los Angeles 8
Norwalk 8
Redwood City 7
Tianjin 7
Bexley 6
Brooklyn 6
Changsha 6
Guangzhou 6
Jiaxing 6
Orta 6
Rio de Janeiro 6
Sarno 6
Vienna 6
Carinola 5
Indiana 5
Kunming 5
Lusciano 5
Nocera Superiore 5
Shanghai 5
Chicago 4
Hanoi 4
London 4
Ottaviano 4
Palermo 4
Roubaix 4
Salerno 4
Sant'Antonio Abate 4
Springfield 4
Udine 4
Aci Catena 3
Ankara 3
Belo Horizonte 3
Caserta 3
Dublin 3
Geneva 3
Giugliano In Campania 3
Houston 3
Hyderabad 3
Lauria 3
Melito Di Napoli 3
Montefredane 3
Rende 3
San Francisco 3
San Ginesio 3
Stockholm 3
Vasto 3
Warsaw 3
Washington 3
Afragola 2
Baghdad 2
Campinas 2
Caucaia 2
Caxias do Sul 2
Coimbatore 2
Columbus 2
Delhi 2
Totale 2.613
Salva come PNG Salva come JPEG
Nome #
A 3.3 GHz Spread-Spectrum Clock Generator Supporting Discontinuous Frequency Modulations in 28 nm CMOS 114
Single Bit Filtering Circuit Implemented in a System for the Generation of Colored Noise 114
Approximate Multipliers Using Static Segmentation: Error Analysis and Improvements 114
A high-speed sense-amplifier based flip-flop 107
A 1.27GHz, All-Digital Spread Spectrum Clock Generator-Synthesizer in 65nm CMOS 105
On the Use of Approximate Multipliers in LMS Adaptive Filters 103
A 1.45 GHz All-Digital Spread Spectrum Clock Generator in 65nm CMOS for Synchronization Free SoC Applications 96
A 41 ps ASIC time-to-digital converter for physics experiments 94
Minimizing Coefficients Wordlength for Piecewise-Polynomial Hardware Function Evaluation With Exact or Faithful Rounding 89
Single Flip-flop Driving Circuit for glitch-free NAND-based Digitally Controlled Delay-Lines 85
A SISO register circuit tailored for input data with low transition probability 81
Approximate Multipliers Based on New Approximate Compressors 80
Stall-Aware Fixed-Point Implementation of LMS Filters 79
A novel high-speed sense-amplifier-based flip-flop 78
An area-efficient high-speed Reed-Solomon decoder in 0.25um CMOS 75
Approximate Floating-Point Multiplier based on Static Segmentation 74
Direct Digital Frequency Synthesizer Using Non-Uniform Piecewise-Linear Approximation 74
An FPGA-Oriented Algorithm for Real-Time Filtering of Poisson Noise in Video Streams, with Application to X-Ray Fluoroscopy 74
Variable Latency Speculative Han-Carlson Adder 73
Approximate adder with output correction for error tolerant applications and Gaussian distributed inputs 73
Dual-tree error compensation for high performance fixed-width multipliers 71
Comparison and Extension of Approximate 4-2 Compressors for Low-Power Approximate Multipliers 71
A Novel Truncated Squarer with Linear Compensation Function 70
On the Use of Approximate Adders in Carry-Save Multiplier-Accumulators 70
Truncated Squarer with Minimum Mean-Square Error 69
A Standard-Cell-Based All-Digital PWM Modulator With High Resolution and Spread-Spectrum Capability 69
A Novel Module-Sign Low-Power Implementation for the DLMS Adaptive Filter with Low Steady-State Error 69
High-speed Direct Digital Frequency Synthesizers in 0.25-um CMOS 68
Accurate Fixed-Point Logarithmic Converter 67
A high performance floating-point special function unit using constrained piecewise quadratic approximation 65
A High Speed Differential Resistor Ladder 65
FPGA architecture for real time video segmentation and denoising 64
Analysis and comparison of Direct Digital Frequency Synthesizers implemented on FPGA 64
A 630MHz Direct Digital Frequency Synthesizer with 90dBc SFDR in 0.25um CMOS 63
A 380MHz Direct Digital Synthesizer/Mixer with Hybrid CORDIC Architecture in 0.25um CMOS 63
High Speed Differential Resistor Ladder for A/D Converters 63
A novel low-power DLMS adaptive filter with sign-magnitude learning and approximated FIR section 61
Digital Synthesizer/Mixer with Hybrid CORDIC Multiplier Architecture: Error Analysis and Optimization 61
A Binary Line Buffer Circuit Featuring Lossy Data Compression at Fixed Maximum Data Rate 61
A Novel Low-Power High-Precision Implementation for Sign–Magnitude DLMS Adaptive Filters 61
Design of fixed-width multipliers with minimum mean square error 60
A 430 MHz, 280 mW processor for the conversion of Cartesian to polar coordinates in 0.25um CMOS 60
Variable-Rounded LMS Filter for Low-Power Applications 60
An FFT-based coprocessor for real time video processing 59
Hardware Performance Versus Video Quality Trade-Off for Gaussian Mixture Model Based Background Identification Systems 59
Low error Truncated Multipliers for DSP applications 58
Fixed-Width CSD Multipliers with Minimum Mean Square Error 58
Design of Fixed-Width Multipliers with Linear Compensation Function 58
Fixed-Width Multipliers and Multipliers-Accumulators With Min-Max Approximation Error 58
A 380MHz, 150mW Direct Digital Synthesizer/Mixer in 0.25um CMOS 56
OpenCV compatible real time processor for background foreground identification 56
A high-speed and high-accuracy interpolator for digital modems 55
High Speed Speculative Multipliers Based on Speculative Carry-Save Tree 55
Code Compression for ARM7 Embedded Systems 54
FPGA Implementation of Gaussian Mixture Model Algorithm for 47fps Segmentation of 1080p Video 54
A 630MHz, 76mW, Direct Digital Frequency Synthesizer Using Enhanced ROM Compression Technique 53
A Novel Architecture for Galois Fields GF(2^m) Multipliers Based on Mastrovito Scheme 53
Low-power Implementation of LMS Adaptive Filters Using Scalable Rounding 53
Hardware implementation of a spatio-temporal average filter for real-time denoising of fluoroscopic images 52
Analysis of spread-spectrum clocking modulations under synchronization timing constraint 52
Elementary Functions Hardware Implementation Using Constrained Piecewise Polynomial Approximations 51
Low-power approximate multiplier with error recovery using a new approximate 4-2 compressor 51
Dual-Field Arithmetic Core for High-Performance Cryptographic Operations 50
Truncated Binary Multipliers with Variable Correction and Minimum Mean Square Error 50
Constrained Piecewise Polynomial Approximation for Hardware Implementation of Elementary Functions 49
High Speed Galois Fields GF(2^m) Multipliers 45
High Performance Special Function Unit for Programmable 3D Graphics Processors 45
Reducing Lookup-Table Size in Direct Digital Frequency Synthesizers Using Optimized Multipartite Table Method 44
Fixed-width Multipliers with Dual-tree Error Compensation 43
NORA based TDC in 90 nm CMOS 42
Efficient implementation of pseudochaotic piecewise linear maps with high digitization accuracies 41
Super Resolution CNN for a quincunx sampling-based panchromatic earth observation imager for nanosatellites 38
Efficient Logarithmic Converters for Digital Signal Processing Applications 38
Analytical Calculation of the Maximum Error for a Family of Truncated Multipliers Providing Minimum Mean Square Error 37
Totale 4.844
Salva come PNG Salva come JPEG
Categoria #
all - tutte 19.059
article - articoli 0
book - libri 0
conference - conferenze 0
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 19.059
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2020/2021249 7 22 13 21 22 22 23 14 23 23 15 44
2021/2022392 7 3 3 6 8 26 1 7 87 6 75 163
2022/2023616 76 69 28 53 80 83 5 68 95 10 37 12
2023/2024460 21 63 85 35 23 51 24 31 2 5 62 58
2024/20252.150 101 127 12 20 84 162 212 133 87 120 891 201
2025/2026169 169 0 0 0 0 0 0 0 0 0 0 0
Totale 4.844