A SISO register circuit tailored for input data with low transition probability