IRIS
CILARDO, ALESSANDRO
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
AS - Asia 4.186
NA - Nord America 3.304
EU - Europa 2.398
SA - Sud America 535
Continente sconosciuto - Info sul continente non disponibili 128
AF - Africa 60
OC - Oceania 3
Totale 10.614
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 3.142
SG - Singapore 1.922
RU - Federazione Russa 1.141
CN - Cina 772
VN - Vietnam 723
IT - Italia 545
BR - Brasile 439
HK - Hong Kong 389
FR - Francia 137
DE - Germania 121
FI - Finlandia 114
CA - Canada 95
JP - Giappone 83
UA - Ucraina 68
GB - Regno Unito 64
IE - Irlanda 60
BD - Bangladesh 59
IN - India 50
SE - Svezia 45
MX - Messico 35
KR - Corea 34
AR - Argentina 31
IQ - Iraq 27
NL - Olanda 27
TH - Thailandia 21
ES - Italia 18
PH - Filippine 18
PY - Paraguay 16
ID - Indonesia 14
PL - Polonia 14
CO - Colombia 13
PK - Pakistan 12
ZA - Sudafrica 12
EC - Ecuador 10
KE - Kenya 10
TW - Taiwan 10
AT - Austria 8
BE - Belgio 8
VE - Venezuela 8
JO - Giordania 7
AZ - Azerbaigian 6
MA - Marocco 6
TR - Turchia 6
UY - Uruguay 6
CR - Costa Rica 5
EG - Egitto 5
HN - Honduras 5
KZ - Kazakistan 5
AO - Angola 4
CL - Cile 4
ET - Etiopia 4
JM - Giamaica 4
PE - Perù 4
SA - Arabia Saudita 4
AE - Emirati Arabi Uniti 3
CH - Svizzera 3
HU - Ungheria 3
LB - Libano 3
LT - Lituania 3
MK - Macedonia 3
MN - Mongolia 3
SY - Repubblica araba siriana 3
TN - Tunisia 3
TT - Trinidad e Tobago 3
BB - Barbados 2
BO - Bolivia 2
BY - Bielorussia 2
DK - Danimarca 2
GA - Gabon 2
GD - Grenada 2
GE - Georgia 2
GN - Guinea 2
GR - Grecia 2
GT - Guatemala 2
HT - Haiti 2
MD - Moldavia 2
MW - Malawi 2
MY - Malesia 2
NC - Nuova Caledonia 2
RS - Serbia 2
AL - Albania 1
BA - Bosnia-Erzegovina 1
BG - Bulgaria 1
BJ - Benin 1
BN - Brunei Darussalam 1
BS - Bahamas 1
CG - Congo 1
CM - Camerun 1
CZ - Repubblica Ceca 1
DO - Repubblica Dominicana 1
GF - Guiana Francese 1
GM - Gambi 1
GP - Guadalupe 1
GY - Guiana 1
IR - Iran 1
KG - Kirghizistan 1
KH - Cambogia 1
KW - Kuwait 1
LU - Lussemburgo 1
ML - Mali 1
Totale 10.472
Salva come PNG Salva come JPEG
Città #
Singapore 912
San Jose 422
Hong Kong 375
Moscow 273
Beijing 248
The Dalles 238
Chandler 219
Ashburn 196
Ho Chi Minh City 195
Santa Clara 193
Hanoi 169
Lauterbourg 105
Naples 93
Princeton 86
Hefei 85
Millbury 85
Jacksonville 84
Los Angeles 76
Boston 68
Tokyo 67
Nanjing 59
Ottawa 57
Des Moines 51
São Paulo 46
Buffalo 43
Napoli 42
Redondo Beach 41
New York 38
Da Nang 37
Haiphong 34
Council Bluffs 33
Helsinki 32
North Charleston 32
Wilmington 30
Dallas 23
Lawrence 22
Frankfurt am Main 20
Orem 20
Falkenstein 19
Rome 19
Nanchang 18
Phoenix 18
Munich 17
Seoul 17
Amsterdam 16
Milan 16
Seattle 16
Shenyang 15
Atlanta 14
Boydton 14
Montreal 14
Biên Hòa 13
Brooklyn 13
Chicago 13
Toronto 12
Hebei 11
Hải Dương 11
Manchester 11
Mexico City 11
Warsaw 11
Ann Arbor 10
Campinas 10
Curitiba 10
Jiaxing 10
San Francisco 10
Sessa Aurunca 10
Turku 10
Baghdad 9
Can Tho 9
Changsha 9
Chennai 9
Denver 9
Houston 9
Norwalk 9
Nuremberg 9
Valencia 9
Asunción 8
Boardman 8
Long Xuyen 8
Nairobi 8
Amman 7
Belo Horizonte 7
Brussels 7
Fortaleza 7
Kronberg 7
Salt Lake City 7
Shenzhen 7
Speyer 7
Thái Nguyên 7
Tianjin 7
Woodbridge 7
Bracknell 6
Brasília 6
Caserta 6
Dublin 6
Frisco 6
Grammichele 6
Las Vegas 6
Medellín 6
Nocera Inferiore 6
Totale 5.482
Salva come PNG Salva come JPEG
Nome #
Elliptic Curve Cryptography Engineering 356
ARCHITECTURE AND FPGA IMPLEMENTATION OF A DIGIT-SERIAL RSA PROCESSOR 158
A NOVEL UNIFIED ARCHITECTURE FOR PUBLIC-KA NOVEL UNIFIED ARCHITECTURE FOR PUBLIC-KEY CRYPTOGRAPHY 143
Improving multibank memory access parallelism with lattice-based partitioning 135
Elliptic curve cryptography engineering 134
CARRY-SAVE MONTGOMERY MODULAR EXPONENTIATION ON RECONFIGURABLE HARDWARE 133
EXPLORING THE DESIGN-SPACE FOR FPGA-BASED IMPLEMENTATION OF RSA 127
Lattice-based Turn Model for Adaptive Routing 127
Partial FPGA bitstream encryption enabling hardware DRM in mobile environments 125
A Proposal for FPGA-Accelerated Deep Learning Ensembles in MPSoC Platforms Applied to Malware Detection 124
AN FPGA-BASED KEY-STORE FOR IMPROVING THE DEPENDABILITY OF SECURITY SERVICES 123
A framework for the Design of Distributed Reconfigurable Embedded Systems 123
An Integrated Environment for Application-Dependent Testing of FPGA Device 122
Lightweight and Predictable Memory Virtualization on Medium-Size Microcontrollers 117
An FPGA-based Implementation of Modular Exponentiation for RSA Cryptosystems 117
Application-Specific Mapping Optimizations for Photonic Networks-on-Chip 115
A Web Services Based Architecture For Digital Time Stamping 114
Virtualization Over Multiprocessor Systems-on-Chip: An Enabling Paradigm for the Industrial Internet of Things 110
A Pluggable Vector Unit for RISC-V Vector Extension 110
Dual-Field Arithmetic Core for High-Performance Cryptographic Operations 109
Design space exploration for high-level synthesis of multi-threaded applications 108
A Proposal for the Secure Activation and Licensing of FPGA IP Cores 108
Improving Deep Learning with a customizable GPU-like FPGA-based accelerator 108
Design and Implementation of a High Performance Architecture for Providing Digital Time Stamping Services to Mobile Devices 106
MANGO: Exploring Manycore Architectures for Next-GeneratiOn HPC Systems 106
Secure distribution infrastructure for hardware digital contents 105
Reconfigurable Systems Self-Healing using Mobile Hardware Agents 103
Automated synthesis of FPGA-based heterogeneous interconnect topologies 103
FPGA-based real-time monitoring support for CAN applications 101
An Approach to the Systematic Characterization of Multitask Accelerated CNN Inference in Edge MPSoCs 101
A CellBE-based HPC application for the analysis of vulnerabilities in cryptographic hash functions 98
Gestione dei Profili Utente nell'Erogazione di Servizi Web 97
A representation of elements in F2m enabling unified field arithmetic for elliptic curve cryptography 97
High Speed Speculative Multipliers Based on Speculative Carry-Save Tree 97
Path Setup for Hybrid NoC Architectures Exploiting Flooding and Standby 97
Crosstalk-aware mapping for tile-based optical network-on-chip 96
A Web Services based Architecture for Digital Time Stamping 94
H²ONoC: A Hybrid Optical-Electronic NoC Based on Hybrid Topology 94
Lighting up on-chip communications with photonics: Design tradeoffs for optical NoC architectures 94
Architecture and FPGA Implementation of a Digit-Serial RSA Processor 93
Scheduling-aware interconnect synthesis for FPGA-based Multi-Processor Systems-on-Chip 93
A Configurable Shared Scratchpad Memory for GPU-like Processors 93
Virtual Scan Chains for online testing of FPGA-based embedded systems 92
Efficient and scalable OpenMP-based system-level design 92
Design automation for application-specific on-chip interconnects: A survey 92
An IP Core Remote Anonymous Activation Protocol 92
ASP-based optimized mapping in a simulink-to-MPSoC design flow 91
Customizable heterogeneous acceleration for tomorrow's high-performance computing 91
Area implications of memory partitioning for high-level synthesis on FPGAs 91
A framework for the design of distributed reconfigurable Embedded Systems 89
Revisiting Application-Dependent Test for FPGA Devices 89
NoC-Based Thread Synchronization in a Custom Manycore System 89
The RECIPE approach to challenges in deeply heterogeneous high performance systems 89
Virtual Scan Chains for on-line Testing of FPGA designs 88
Using Web Services technology for inter-enterprise integration of digital time stamping 88
On the design of a path-setup architecture for exploiting hybrid photonic-electronic NoCs 88
Crosstalk-aware automated mapping for optical networks-on-chip 87
Reliable power and time-constraints-aware predictive management of heterogeneous exascale systems 87
Hardware support for thread synchronisation in an experimental manycore system 85
The potential of reconfigurable hardware for HPC cryptanalysis of SHA-1 84
Automated design space exploration for FPGA-based heterogeneous interconnects 84
Early prediction of hardware complexity in HLL-to-HDL translation 84
Joint communication scheduling and interconnect synthesis for FPGA-based many-core systems 84
Exploiting concurrency for the automated synthesis of MPSoC interconnects 84
PhoNoCMap: An application mapping tool for photonic networks-on-chip 84
Exploring manycore architectures for next-generation HPC systems through the MANGO approach 84
Exploring the Design-Space for FPGA-based Implementation of RSA Cryptography 83
Minimizing power loss in optical networks-on-chip through application-specific mapping 83
Lightweight hardware support for selective coherence in heterogeneous manycore accelerators 83
Adaptable Parsing of Real-Time Data Streams 82
Interplay of loop unrolling and multidimensional memory partitioning in HLS 82
Reconfigurable Systems Self-Healing using Mobile Hardware Agents 81
High-performance and interoperable security services for mobile environments 81
Energy analysis of a 4D variational data assimilation algorithm and evaluation on ARM-based HPC systems 79
Securing the cloud with reconfigurable computing: An FPGA accelerator for homomorphic encryption 78
Reducing Power Consumption of Lasers in Photonic NoCs through Application-Specific Mapping 77
PowerTap: All-digital power meter modeling for run-time power monitoring 77
An abstraction layer enabling pervasive hardware-reconfigurable systems 75
Challenges in deeply heterogeneous high performance systems 75
Un’architettura Interoperabile per la Fornitura di Servizi di Sicurezza 74
Understanding turn models for adaptive routing: The modular approach 73
Heterogeneous Computing vs. Big Data: the case of Cryptanalytical Applications 72
Integrazione nel Sistema Operativo Linux di Politiche Riconfigurabili per il Controllo dell'Accesso ai Dispositivi 72
SPHERE: A Multi-SoC Architecture for Next-Generation Cyber-Physical Systems Based on Heterogeneous Platforms 70
Flexible privilege management for microcontroller-class RISC-V cores 69
Verification of FPGA-augmented trusted computing mechanisms based on Applied Pi Calculus 68
NOTICE OF REMOVAL: Evaluating Reconfigurable Hardware for Accelerating Industrial CT 68
Exploring the Potential of Threshold Logic for Cryptography-Related Operations 67
Exploring a New Dimension in Code Mobility for Ubiquitous Embedded Systems 67
Fast Parallel GF(2^m) Polynomial Multiplication for All Degrees 66
The Italian research on HPC key technologies across EuroHPC 65
A configurable implementation of the SHA-256 hash function 65
Modular inversion based on digit-level speculative addition 64
Designing a SHA-256 processor for blockchain-based IoT applications 64
Memory Encryption Support for an FPGA-based RISC-V Implementation 64
Representation of elements in F2m enabling unified field arithmetic for elliptic curve cryptography 63
Time efficient dual-field unit for cryptography-related processing 62
SHA-2 acceleration meeting the needs of emerging applications: A comparative survey 62
A Typology of Quantum-Classical Faults 61
A Novel Unified Architecture for Public-Key Cryptography 60
Totale 9.454
Salva come PNG Salva come JPEG
Categoria #
all - tutte 35.151
article - articoli 0
book - libri 0
conference - conferenze 0
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 35.151
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2021/2022461 4 19 8 10 2 12 10 22 71 2 66 235
2022/2023532 108 39 18 43 60 67 9 34 80 13 33 28
2023/2024424 19 78 37 51 21 17 11 14 4 17 112 43
2024/20252.681 152 219 8 15 129 104 302 157 194 185 938 278
2025/20265.466 453 397 567 457 1.023 325 497 471 730 274 131 141
2026/2027145 145 0 0 0 0 0 0 0 0 0 0 0
Totale 10.614