Exploring the Potential of Threshold Logic for Cryptography-Related Operations

Motivated by the emerging interest in new VLSI processes and technologies, such as Resonant Tunneling Diodes (RTDs), Single-Electron Tunneling (SET), Quantum Cellular Automata (QCA), and Tunneling Phase Logic (TPL), this paper explores the application of the non-Boolean computational paradigms enabled by such new technologies. In particular, we consider Threshold Logic functions, directly implementable as primitive gates in the above mentioned technologies, and study their application to the domain of cryptographic computing. From a theoretical perspective, we present a study on the computational power of linear threshold functions related to modular reduction and multiplication, the central operations in many cryptosystems such as RSA and Elliptic Curve Cryptography. We establish an optimal bound to the delay of a threshold logic circuit implementing Montgomery modular reduction and multiplication. We also propose an architecture for modular reduction and multiplication which ensures feasible O(n^2) area requirements, preserving the properties of constant latency and a low architectural critical path independent of the input size n. We compare this result with several state-of-the-art proposals in the literature based on the Boolean computational model, showing that the presented approach has intrinsically better architectural delay and latency, both O(1), thereby outperforming systolic and fully parallel solutions.