The reliability of high-speed SiGe:C HBT under electrical stress close to the Safe Operating Area (SOA) limit is analyzed and modeled. A long time stress test, up to 1000 h, is performed at bias conditions chosen according to applications targeted for these transistors. During the aging tests, Gummel plots are measured at fixed time to analyze the evolution of base and collector current. At low level injection, we observed an increase of the base current whereas the collector current remains constant for the whole Vbe range and during the 1000 h aging time. By means of 2D TCAD simulations, this evolution of base current is attributed to trap activity at the emitter-base junction periphery. Based on TCAD simulation results, we propose an aging law using a differential equation that has been implemented in HiCUML2 v2.33. This reliability-aware compactmodel allows designers creating reliability-aware circuit architectures at an early stage of the design procedure, well before real circuits are actually fabricated.

Reliability of high-speed SiGe:C HBT under electrical stress close to the SOA limit

SASSO, GRAZIA;RINALDI, NICCOLO';d'ALESSANDRO, VINCENZO;
2015

Abstract

The reliability of high-speed SiGe:C HBT under electrical stress close to the Safe Operating Area (SOA) limit is analyzed and modeled. A long time stress test, up to 1000 h, is performed at bias conditions chosen according to applications targeted for these transistors. During the aging tests, Gummel plots are measured at fixed time to analyze the evolution of base and collector current. At low level injection, we observed an increase of the base current whereas the collector current remains constant for the whole Vbe range and during the 1000 h aging time. By means of 2D TCAD simulations, this evolution of base current is attributed to trap activity at the emitter-base junction periphery. Based on TCAD simulation results, we propose an aging law using a differential equation that has been implemented in HiCUML2 v2.33. This reliability-aware compactmodel allows designers creating reliability-aware circuit architectures at an early stage of the design procedure, well before real circuits are actually fabricated.
File in questo prodotto:
File Dimensione Formato  
J036_Jacquet15_MR.pdf

solo utenti autorizzati

Tipologia: Versione Editoriale (PDF)
Licenza: Accesso privato/ristretto
Dimensione 506.39 kB
Formato Adobe PDF
506.39 kB Adobe PDF   Visualizza/Apri   Richiedi una copia

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: http://hdl.handle.net/11588/635732
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 16
  • ???jsp.display-item.citation.isi??? 15
social impact