Configuration self-repair in Xilinx FPGAs