This paper describes the development of two high precision Time-to-Digital Converter (TDC) in two different SRAM-based FPGA devices. The time conversion is based on a course counter for long range and on a stabilised delay line for the time interpolation within the system clock cycle. In the first method, dedicated carry lines are used to perform fine time measurement, while in the second one a differential tapped delay line is used. In this paper we compare the two architectures and show their performance in terms of stability and resolution.
Implementation of high-resolution time-to-digital converters on two different FPGA devices / Giordano, Raffaele. - (2008), pp. 50-54. (Intervento presentato al convegno 10th International Conference on Advanced Technology and Particle Physics tenutosi a Ctr Cultura Sci A Volta, Como, ITALY nel OCT 08-12, 2007).
Implementation of high-resolution time-to-digital converters on two different FPGA devices
GIORDANO, RAFFAELE
2008
Abstract
This paper describes the development of two high precision Time-to-Digital Converter (TDC) in two different SRAM-based FPGA devices. The time conversion is based on a course counter for long range and on a stabilised delay line for the time interpolation within the system clock cycle. In the first method, dedicated carry lines are used to perform fine time measurement, while in the second one a differential tapped delay line is used. In this paper we compare the two architectures and show their performance in terms of stability and resolution.I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.