Temperature effects on electrical performance of carbon-based nano-interconnects at chip and package level